Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi Folk,
How do we define output of black box for clock domain crossing in environment file? As input or output. and how it should be declared as asynchronous or related to any clock?
Ex. In case of MAC
rxd_i, collision, crs, rx_dv signals.
Thanks
A signal is crossing one clock domain and its feed to 2 other clock domains which are working on same clock.(fanout to 2 different domains)
like: clk1 to clk2,
clk1 to clk3.
and clk2= clk3
following are some cases: please provide your views on those-
1: after synchronization in another...
a signal is crossing clock domain and its fanout to another2 domain that are working on same clock. and then after following are some cases: please provide your views
1: after synchronization in another domains signal is going to select line of mux, will it make any issue like reconvergence...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.