Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I would like to build the clock tree with NAND/NOR gates. As we know these gates are universal gates, so we can build BUF/INV logic with these gates.
If anyone of you have idea about this concept, please let me know.
I don't bother about the performance, just I want to build the clock tree...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
