Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Assume ideal sigma-delta ADC(1st ,or 2nd order),
input dc level 'x', and get output from sigma-delta adc by y=(x1+...xn)/n
x1,...xn are the quantizer output, 'n' is sampling times.
then define the error: |y-x|=err
I get the similar results when the sigma-delta adc is 1st order or 2nd order...
Re: skill help ---dbMoveFig
have solved !!!!!!!!!!! thands for attention!
"dbGetOverlaps" get a list but "dbMoveFig" can only process db obj, so I use "foreach" to process every db obj respectively .
dbmovefig
procedure( changeVia()
temp_diva=dbOpenCellView("mylib" "temp_diva" "layout" "" "a")
srcFig = dbGetOverlaps(temp_diva temp_diva->bBox "W1")
dbMoveFig(srcFig, nil, list(0:0.025 "R180"))
)
when I exec this, produce a error, as follows:
*Error* dbMoveFig: argument #1 should be a...
thanks very much for reply,
this is the results we ignore lamda, right?
what I want to find is,
when(w/l)m1 = (w/l)m2, what's the size of (w/l)m3 &(w/L)m4 is to make Iout=Iin independent with lamda
hi,
the wilson current mirror is shown in the attachement, how to calculate the relationship of Iout and Iin?
let's ignore the body effect. Only consider the channel-length modulation.
thanks,
hi, everyone,
I use the circuit as shown in the pic.
when i increase the Cfb, the noise cannot decrease as predicted,
because the output stage dominate the noise performance when Cfb is large.
how can i solve this problem,
my amp is simple two stage amp with first stage fold-cascade and second...
sc circuit
hi, all
as you can see from the pic. first, i reset the amp, after a while i add vin=5v,
I think i can get Vout=1v at time 't', but its not true(its about 2.2v)
can anyone tell me why, (Cfb=2C1)
thx very much!
I can post the paper here,
The paper only give the result,
I donnot know how to get the right result, can you help me ?
how can gain-squaring happen?
thanks for ur reply. ^_^,
hello,
Fig.1 is the switched capacitor circuit and fig.2 is the clock signal.
the paper say that the error term induced by the finite opamp gain is proportionsl toA(-2), we call this gain-enhanced or gain-squaring,
can anyone tell me how to find the transfer funnction, thanks very much...
Re: S&H problem
thanks brmadhukar and A.Anand Srinivasan,
my following analysis is right?
I assume input stage has no offset, the picc2 is the model,
A(Vin-Vout)+Vos=Vout, so
Vin-Vout+Vos/A=Vout/A, if A is large, then
Vout-Vin=Vos/A
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
