Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, I am simulating the pattern generated by tetramax in ncverilog. I have used no timing check off. This is just a basic scan chain shift test. My chain is failing right from the start ...with the below message :
Netlist : {dc generated}
>> Error during scan pattern 1 (detected from unload...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
