Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by Raghu Chowdary

  1. R

    Hold violation fixing before CTS

    i didn't understand ,,could you explain me in detail about why we dont do hold analysis before CTS?
  2. R

    why we don't do hold analysis after placement

    we perform only setup timing analysis only after placement ... why dont we do hold timing analysis after placement ?
  3. R

    does fixing congestion impact timing

    how congestion is fixed in placement stage ,,,, while fixing it does timing affect ?? if so,,how it affects ? thnx in advance
  4. R

    how congestion is reduced in placement

    To reduce congestion in placement, what are the different things that you do?
  5. R

    How does utilization depends on number of metal layers and clock frequency?

    am very new to this and could any one please explain me in detail ..
  6. R

    What are all the factors that could effect target utilization in PD?

    thanks in advance
See more

Part and Inventory Search

Back
Top