Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello,
Im designing a padring for a chip that will probably be bonded with a manual bonding machine (a new machine but entry-level). The pad area is 60umx60um aprox. set by the technology requirements but Im not very familiar with the needed pad pitch and how many filler cells should I place in...
Hi,
I am trying to do something that I thought it would be possible in Pyxis (schematic capture), but I cant find it in the reference manual. I have a bus BUS_123(63:0) of 64 bits and I want to create 64 equal transistors in which each gate is connected to one of the bits of the bus. Naming the...
Thanks barry and FvM,
No, I can implement the USB with an FTDI by now, to not complicate things so much and dont get by with lower speeds.
In the future when I do my PCB I can use an external controller.
Hi Everyone,
I want to return to the FPGA world. In the past I only used Xilinx FPGAs and I remeber their devolpment tools (ISE webpack) was heavy and buggy. I also was looking at prices in Digikey and their products seem to be much more expensive than those of Lattice or Intel for similar...
Hi,
Im designing a simple BPF with two first order poles and I need to measure the Bandwith (the poles are placed at around 100 and 200 hertz).
With the following statement I get the Maximum gain(between 50Hz to 1000Hz) :
.measure ac maximo max V(Vout) from = 50 to = 1000
With the calculated...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
