Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
sir,
i have area constraint on the design. So i cannot use LC VCO. I have to go for a ring oscillator. I am in a confusion whether i have to use fullrate or halfrate phase detector to be used in CLOCK DATA RECOVERY SYSTEM. can u suggest me which phase detector i have to use?
i have to design 4 GBPS CDR in 65nm technology...according to the area requirement i have to go for ring oscillator. please anyone can suggest whether i should go for a half rate or full rate PD...& Give the reason too why should...
Thanks in advance
i have to work on UMC 65nm...BSIM3 model has more than 50 parameters in current equation. Is there any equation for hand calculation for saturated current in mos. Even if the output lies in range of 10-20% it's k for me..I mean idsat=kn[(Vgs-Vth)^2]/2 will it work normally in 65nm?8-O
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
