Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by Racheee

  1. R

    SystemVerilog to Verilog converter tool

    Hi, I am looking for a SystemVerilog to Verilog converter tool except for YOSYS. Would you please help me? Thanks
  2. R

    Is it divisible by X?

    Yes, exactly. (Binary_number) mod 3 == 0
  3. R

    Is it divisible by X?

    Hello, How can I make a formula by logic gates (XOR, NAND,...) to find out whether a n-bit binary number (kn.....k3k2k1k0) is divisible by 3 or not? For example if we have a 6-bit binary number: input: 000111 output:0 (it is not divisible by 3) ------------------ input: 101010 output:1 (it...
  4. R

    Circuit Power Consumption

    As far as I know, I can use the Vivado tool for calculating power consumption of a circuit with .v (Verilog) format. Is there any tool available to calculate the power consumption of a circuit with .bench file format? Thanks
See more

Part and Inventory Search

Back
Top