Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, I'm a student and learning JasperGold. I have a question and be really grateful if you could help me.
I try to implement an assertion like this:
A |-> ##3 B;
In the main SystemVerilog module, I've defined A as an input and B as the output. I try to implement the code by using FSM. for...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
