Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Any body help me out how to interface matlab model in Verilog.
The objective is like I have a matlab model which gets the input from the verilog and generates output. Verilog needs to use the Matlab output for further processing.
when i wanted to try out primetime, the solvnet had a hands-on tutorial on that. it was downloadable from solvnet and the constraint files and the netlists could be obtained from the PT installation directory. is this possible with jupiter?
yes, you are right. I'm providing the link where it can be downloaded. Sorry for the wrong link.
http://www.snug-universal.org/cgi-bin/search/search.cgi
in this, search for jupiter and download the presentations. should be sufficient i guess
UART
hi,
if i'm not mistaken, if your development board has a UART, then find the pinouts of that, and instantiate it in your vhdl design. i believe this must be the procedure. also, is it a custom board which hosts the fpga or is it a development board offered by some company ? coz, if its...
hi, you will need to compile the software in a fpga which supports processors, i think spartan supports soft processor called microblaze(not sure of it though). couple of other fpgas such as virtex-II, virtex-II pro and virtex-4 families support powerpc(hard IP) and microblaze(soft IP).
if you...
Regd: Creating lef
hi linuxluo,
yes, i agree with you about creating lef. this is almost like backtracking. What i was thinking was, along with the netlist, if it has memories, then, a lef will be given so that the memory can be made into a blackbox in the netlist during the semi-custom flow...
this is the link for a book called "verification methodology manual" by david dempster and micheal stuart
**broken link removed**
let me know if this is helpful
sroute gets error
Sroute command might not be correct.During Sroute we have to give net name and option.
Added after 2 minutes:
an example :
sroute -BlockPins -PadRings -CorePins -noStripes -jogControl { preferWithChanges differentLayer } -nets { VSS VDD }
latch in verilog
thanks. i was thinking in lines of, if i don't create the default in case statement, latch is inferred. is there any other way that a latch can be inferred ?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
