Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by purushotham.vlsi

  1. P

    [SOLVED] How to check un-clocked flops and how to trace the source point for the problem ?

    Yes, Oratie Thank you. By doing check_timing , we get to know that no. of flops which are not getting clock.
  2. P

    [SOLVED] How to check un-clocked flops and how to trace the source point for the problem ?

    by checking SDC , we won't get solution for this, I think. Can you please explain briefly.
  3. P

    [SOLVED] How to check un-clocked flops and how to trace the source point for the problem ?

    Here, I am asking that After doing sanity check check_timing , we get to know that how many flops are not getting clocks. For that how to trace where the problem is ? and how to resolve it ?
  4. P

    [SOLVED] How to check un-clocked flops and how to trace the source point for the problem ?

    How to check un-clocked flops and how to trace the source point for the problem ?
See more

Part and Inventory Search

Back
Top