Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Purushotham S's latest activity

  • P
    Purushotham S replied to the thread LDO design.
    I think I am beginner in this field, can u please let me know any good resources for it. I would be so helpful
  • P
    Purushotham S replied to the thread LDO design.
    shall i increase the gain to 10000? and how to decide a two stage opam for that mosfet, Any resources?
  • P
    Purushotham S replied to the thread LDO design.
    Hello Here are my specs I have been asked to design a LDO. Vin range : 1.62-1.92V, VOUT: 1.4V (3 sigma), Current range: 100u-100mA in...
    • Screenshot (1).png
  • P
    Purushotham S posted the thread LDO design in Analog Circuit Design.
    Hello, I am designing an LDO. I am using two stage opam as error amplifier. I am connecting the output of opam to the gate of pass...
  • P
    Purushotham S reacted to SIDDHARTHA HAZRA's post in the thread Design of Low Drop-out Voltage Regulator with Like Like.
    Hi subbu2, This spec is little bit interesting. Look at the Vin variation 1.8 +/-10% means that the minimum voltage will be 1.62V. That...
Show older items

Part and Inventory Search

Back
Top