Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
simple way is rename the Source name such that they are of pattern VSS: or VDD: (Like VSS:0 and VSS:3) and then add following lines to your LVS rule file
VIRTUAL CONNECT COLON YES
VIRTUAL CONNECT NAME "VDD" "VSS"
Or if you want to use the same name use LVS power name and ground name statement...
There are basically 6 corners. TT,SS,SF.FS,FF and MC where 1st letter stands for NMOS while 2nd for PMOS. So FF corner means FAST NMOS and FAST PMOS. Similarly TT stands for typical and MC for Mismatch or Monte Carlo. Now by Fast means Less Vth, Less Delay and more Idsat as compared to TT > SS...
Hey buddy. I can guess that this has something to do with "soft connection" . Just go through it and use SCONNECT instead of CONNECT. While "connect" gives 2 way connectivity SCONNECT connect in one direction. This is the general problem if you are using high resistance layers like wells for...
Its not your fault dear. Just do one thing. Try to explore the files which you are including for LVS, i mean tech files for a particular node. Every foundry will give the Calibre version with which it is compatible with, Like "EDA TOOL VERSION: Calibre 2007.3_36.25" . So use the recommended...
Hey Saurabh to remind you the techfile that would be included for running either LVS or Extraction are same. So there is no question of any layer missing since the same set of layers are used. Extraction will be using addition files for calculating addition parameters like...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
