Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
dear all
i need your help,here is my question:i want to use PXF analysis of spectreRF simulator to evaluate the power noise effect on the phase noise of VCO output.but i cannot get the waveform.
my PSS setting is like this:
.beat freq=400M //VCO output 426M
.number of harmonics...
dear all:
plz help me with the filter overshoot problem:
the topology of my filter is shown in the left side in pic NO.1;the driver stage of the amplifier used in this filter is a classAB driver shown in the right side in pic NO.1 . there is large overshoot in the amplitude-frequency...
dear all:
happy new year! and i need your help with the discrete fourier transform for my first order
sigle bit sigma delta modulator output.the problem is like this:
the input signal is sig=1.5+0.5*sin(2*pi*200K*t);then i FFT the signal:sig1=1.5+0.5*sin(2*pi*K/100)(K=1,2,3....400). the...
hello,everyone
i am modeling a delta sigma modulator with simulink.i want to calculate the snr of the modulator.the tool i used is sdtoolbox.but i have a question about the snrcalculation given by the sdtoolbox.the method it provide is the following:
1 extract the signal from the output data...
hello,dear everyone
i want a papaer that is not on the IEEE:could anyone help to send it to me?
this paper is :Tuttle, Wayne H., "Why Conditionally Stable Systems do not Oscillate," Proceedings of PCI '85, pp. 384-389.
my email address is:lsc311@hotmail.com...
thank you for both of your replying.
FvM,what do you mean by "the limit validity of the simplified phase margin criterion"?it is the first time i heard this.could you recommend me some merterial talking about this?
and thank you for your advice about my modulator gain transfer...
thank you,bradtherad and fvm,thanks for your replying
there is no schematic,i just model the converter with simulink,and i do both the bode plot and step response with simulink.the converter is synchronous with constant frequency clock turning on the power switch. the figures of the...
hello,everyone
i am facing a problem that make me confused when i am modeling a voltage-mode buck converter.i got a phrase margin of 67degree as the figure"bode_67"shows,however i got a step response as the figure"step_67" shows.
the two plots comfuse me a lot because many meterial told me...
hello,everyone
i am facing a problem that make me confused when i am modeling a voltage-mode buck converter.i got a phrase margin of 67degree as the figure"bode_67"shows,however i got a step response as the figure"step_67" shows.
the two plots comfuse me a lot because many meterial told me...
hello,heith,thanks for replying
i didnot want to modify anything,i just want to know where the difference(1.245V and 1.27V) come from,since the voltage reference should be fixed based on the formula Vref=Vbe+(1+R2/R1)*deltaVbe.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
