Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
VCS7.0 VS. NC-Verilog5.4
my test result.
ncverilog version: 5.4s04
vcs version: 7.1.2
ncverilog run time: 2:08
vcs run time: 2:26
ncverilog faster then vcs.
what is vcs rtl simulator?
I am try NC-Verilog 5.0 and VCS 7.01
VCS is fast then NC-Verilog 10% (RTL Simulation)
VCS is fast then NC-Verilog 8% (Gate Simulation 100K gate Count)
but if using gui interface ,I don't using NC-Verilog or VCS ,I select debussy.
I'm also interested.
And Please tell me what's tool is popular and top tool.
I using Star-MTB but it is very old version and command-line version not friendly.
I am run LDV4.1 on RH9 SMP (Intel 3.06G HT enable ) and view cpu load with xosview, cpu load always keep on 50%,if don't using SMP kernal cpu load up to 99%.why?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
