Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have written a code for an ALU in bluespec system verilog. burnt the program in the FPGA spartan 6. now i want to make changes to the code such that it receives its input data from the UART bridge on the FPGA. i dont know what changes to make in my bluespec code. can someone help me?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
