Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
thanks for replying.
I think that your answer is a useful way to realize what we need.
we've got 1.8v library, so if we need 1.0v timing. we will need 1.0v library.
two ways you mention to get this library.
one is ask for foundry and the other one is to get the timing shift different voltage...
yes, thank you for replying firstly.
we know the standard flow of gate simulation
but notice what I mention is low voltage.
we get the 1.8v standard cell library and we can do the 1.8v gate simulation.
but we want to use the 1.8v standard cell under 1.0v voltage.
so the netlist is the same .
but...
we've got 1.8v standcell simulation and layout model(only the digital part).
but we want to use these cell in 1.0v voltage.
we believe that under these environment, the logic of cell is ok.
but the timing is critical aspect of the project design.
so how can we get the gate...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
