Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I want to simulate the signal integrity of a gigabit tranceiver connection between two virtex 7 fpgas with Agilent ADS.
From our layout tool (Zuken) I get following HSPICE model of the board connection:
****************************************************************************
* Netlist...
Hi,
I want to simulate the signal integrity of a gigabit tranceiver connection between two virtex 7 fpgas with Agilent ADS.
From our layout tool (Zuken) I get following HSPICE model of the board connection:
****************************************************************************
* Netlist...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
