Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: case statement
When u r talking about synthesis then #4 and $display should not be there in ur RTL.
After u have rectified this, u have should add parallel_case directive specifically for this condition as choice of case statement is variable here. write like this:
case(1'b1) //synopsis...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
