Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
My work on CMOS LC-VCO design has problem, with its phase noise measurement.
Using Agilent E5052A signal source analyzer, I observe the unknwon noise source about 1/f^3, 1/f^2 frequency range.
The curve has never found (30dB, 20dB decrease), and phase noise trace is almost flat until 1MHz...
for example, in Hspice
following description
"ecmfb vcmfb vss poly(4) vb1 0 vcmref 0 vop 0 von 0 0 1 -1 0.5 0.5"
is function as a idesl CMFB block
Similarly, Can I use the ideal CMFB block in Spectre simulation?
What's the name of that block
Hello to all
I'm doing simulation of a CMOS VCO using the TSMC 0.25um process.
But I don't know how to design a LC-tank in the VCO properly.
What is the optimum combination of the inductance and capacitance?
For example, for the 900MHz VCO, a LC-tank of 30pF capacitor and 2nH inductor in VCO...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
