Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by pillar_chen

  1. P

    Delta Sigma Fractional-N Synthesizer

    are there some introduction papers on the fractional N synthesizer?
  2. P

    The startup simulation of LC oscillator?

    How to setup the simulation of the LC oscillation startup?
  3. P

    pll loop parameters calculation with matlab?

    At present, i have the Pspice simulation data for the PLL transfer function, but i don't know how to calculate the PLL Bandwidth and jitter peaking with Matlab under different mode corner (45 PVT corner)? Who can provide the Matlab code? best regards!
  4. P

    PLL Loop filter Design : Cap considerations

    pll loop filter design tool where can i find "the matlab to check the PLL transfer function" program with many input parameters?
  5. P

    relationship between phase noise and jitter?

    who can provide the detail theory on the topic?
  6. P

    PLL transistor-level design

    who can provide some papers on the phase noise on the VCO?
  7. P

    What exactly is leakage current in transistor?

    Leakage currents the leakage currents will become larger when the gate oxide thickness decreases.
  8. P

    relationship between phase noise and jitter?

    site:www.edaboard.com phase noise and jitter how to convert phase noise to jitter(RMS)?
  9. P

    PLL transistor-level design

    papers or books? thanks
  10. P

    What the phase selection block is in a phase PLL design?

    Hi, i'll design a phase pll include three blocks: integer mode pll, delta-sigma modulator and phase selection. But i don't understand what the phase selection is. please help me, thanks in advance!
  11. P

    how to increase phase margin

    increasing phase margin split the dominant pole and the second pole.
  12. P

    how to simulate regulator's stability?

    In OTA plus pass devices structure, is it right to ac simulation with different current loading?
  13. P

    What factors should be considered when choosing an op-amp?

    Op-Amp Selection The input/output range, slew rate, bandwidth, offset,gain.
  14. P

    What are the specifications of opamp design for bandgap?

    opamp design for bandgap low offset opamp and high gain OTA

Part and Inventory Search

Back
Top