Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by PhdSA

  1. P

    Mismatch Parameters for 65nm TSMC technology

    Hello, I am designing a current steering DAC based on technology TSMC 65 nm. I have a technology 65 nm CMOS TSMC in cadence. I asked how can i extract the mismatch technology parameters Avth and Aβ from this technology. I'm so gratefull if someone have these parameter send me a document...
  2. P

    Mismatch Parameters for 65nm TSMC technology

    I am designing a current steering DAC based on technology TSMC 65 nm. Can someone let me know how to find the mismatch technology parameters Avth and Aβ. I'm so gratefull if you can help me Best regards

Part and Inventory Search

Back
Top