Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
obviously non overlap means it should be less than 50% but i am asking is it possible to generate equal pulse width(30% high for F1 and 30% high for F2, or it might be 40% but both should be same) for F1 and F2.
person
Hi,
Is it possible to generate non-overlap clock with equal F1 ansd F2 ?
If so yes then how to generate it.
Any help would be highly appreciated.
person
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
