Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by pdude

  1. P

    LVS by ICC has VDD and VSS open Error

    I am having similiar issues , could you please elaborate how/why you did this ?
  2. P

    Derating factors and k-factors

    Thanks for clarifying. I understand that derating (AOCVM) concept but i just want to know that how is the k-factor method different from derating , considering both include multiplication of some factors with the delay and/or other factors.
  3. P

    Derating factors and k-factors

    Hi, Thanks for writing in. This in the 1st time would have been more helpful, was happy to see a moderator answer me. And yeah it was naive of me to ignore the SCNR remark :bang: I do not say i know a lot, just learning, and thanks for the patience to point out the threads and articles...
  4. P

    Derating factors and k-factors

    Hi, Then why do we have K-factors ? It is used for scaling the various components of the liberty according to change in voltage or temperature is what i read. A lil elaboration of your Answer would be great Thanks
  5. P

    Derating factors and k-factors

    Hi, I would like to know if there is any difference between the K-factors seen in the liberty vs the derating factors we use for AOCVM ?? I have seen it written in many places as K-factor derating but since we have the K-factors in liberty and in case of multi-voltage it is 0 but we use AOCVM...
  6. P

    Seeing unconstrained path after adding buffer

    Hi, I had a setup violation on many paths so i added a clock buffer in the clock path to a ICG that was going to all those cells after checking that it was not affecting the setup for the next flops and hold also. i did an add_repeater but now when i am reporting i am getting an unconstrained...
  7. P

    min cap violations ..

    Hi, I have heard about DRV checks but i heard that generally we ignore min_cap violations. Is it true? What kind of problems can min_cap violation cause? Some examples would be great.
  8. P

    input delay for an input path

    Yes, it just says : This path is unconstrained. Nothing else. If you give -uncons switch to the report_timing it will give you either the startpoint or endpoint depending on which part is unconstrained.
  9. P

    DC topographical - Cadence Encounter

    Sorry, little out of topic but what is difference between TLU+ and SPEF. Please explain with snippet if possible.
  10. P

    LEC for pin inside the module

    What about add cut points ? Will that not work. Actually my concept of cut-points and LEC in whole is not very clear. Please help.
  11. P

    DC topographical - Cadence Encounter

    Thanks Sharath but i think there are a lot of other differences because if which we use topo. Since you have used can u elaborate a little.
  12. P

    input delay for an input path

    What are the inputs of GLS then ? i know it is off topic still i would like to learn in the same breath :)
  13. P

    whta contains the files .lib

    RESPECT Sir :)
  14. P

    Uncertainty for variation

    Usually people say uncertainty = clock skew+jitter (before CTS) = only jitter (after CTS) Why so?
  15. P

    what is routing? types of routing? when can we say.. it s good routing?

    What is the difference between Z-route and normal route ?
See more

Part and Inventory Search

Back
Top