Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
vhdl if outside process
You only show snipets of your code but I see one thing. Is the IF-THEN within a process? If not try somehting like this:
process (inputs for sensitivity list)
begin
if (something = some_value) then
out <= this;
else
out <= that;
end if;
end...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
