Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
drc problem in cadence
hello everyone,
i want to find a help for my problem, i design a logic gate using
cadence and when i made DRC using assura , i get message "failed to
build VDB, cannot summit DRC run" , i hope anybody can help me to solve
this problem, thanks
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
