Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by payal_asarawala

  1. P

    how to start to learn Synopsys Design Compiler?

    synopsys design compiler lab mannual register to Synopsys solvenet. And start with Synopsys DC Tutorial
  2. P

    gate-levle simulation problem

    non existent timing checks in sdf You need to Align SDF. unalign SDF dont give proper result
  3. P

    Gate-level Netlist TO RTL Netlist

    gate netlist to rtl You can compare gate level netlist and RTL Verilog I dont think you can do conversion
  4. P

    Fundamentals of Logic Design By Roth

    fundamentals of logic design roth Anybody have free ebook by Fundamentals of logic Design by Roth. Please send me link . I dont want Solution manual of Roth That i Already have
See more

Part and Inventory Search

Back
Top