Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
rtl compiler design compiler
actually i'm comfortable with DC. now i have to use RTL compiler.
what r the issues i need to take care?
anybody expalin the differences between synopsys DC & cadence RTL Compiler
interms of the synthesis process, design handling, constrainnig, timing etc..
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
