Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi friends
i completed my B-tech in electrical and electroics engineering, i joined vlsi-analog course , i want to know the job oppertunities for the course as fresher.can any one guide me to get job
Re: MOS as memory device
ya clear thanks 4 ur answer, dat means in all the memory devices the resistance path for the gate is bloked???? , so that it can hold the signal for a long time?????????
i am using cadence in 180nm technology, what is 180nm indicates, is there any
reason for indicating it, that mwans should i use valuues below 180nm?????????
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
