Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thank you for the help,
If the common mode level is such that both Q1 and Q2 are in active region, and my ac signal is such a way that it is not driving either transistors into cutt-off or saturation,for eg, CM level is +5v, and ac signal is 2V p-p, then both the bases vary from+4 to +6(opp...
Hi,
I have a small doubt in Diff pair using active loads. As shown in fig. Q3 and Q4 are Active loads for Diff pair
Q1 and Q2, As they are connected in Current mirror pattern both the branches (Q1 and Q2) will have same
current flowing through them even differential input is given. Then how...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
