Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I want to do analysis crosstalk on 3 differential pairs, I m bit confused in s-parameter extaraction verify the result,
If anybody gone through this kind of simulation pls help me out.
Just want to know if any one come across any DDR design referring to other power nets than DDR voltage?
This is just for my reference as one of our design board with DDR 3 referring to 3.3V
Pls provide your suggestions.
In my design i am using x8 Pcie Gen 2 interface. As i know that Gen 2 is 5 Gbps operating speed but i am confused with per lane operating frequency. is that 2.5 GHz or lesser than 2.5GHz???
Hello sivmani,
I ve on more doubt regarding X'talk report generated in batch simulation in allegro SI tool,
in this some nets showing odd & even Xtalk, what is tolerance(limits) for this Xtalk values????
1st memory is on topside & 2nd on bottom... for address minimum length is 60 mil & longest is 300 mils between 1st ddr to 2nd ddr ....because of top & bottom placement i cant maintain +/- 10mils .... is there anyother suggestions ? is that necessary match the length??
snapshot is for your...
My design consists of 5 DDR3 (64 bit + 8 bit ecc) . placed ddr in board is TOP & bottom format and i want to use flyby topology for routing. how to match the length in address group.???? what is the length tolerance???
Hi Anil,
In the datasheet I am not able see any length matching guidlines. So Pls suggest me how can I go ahead....
If you have any general guidlines then Pls share with me.
Regards,
Pradeep
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
