Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
thanks for your reply
pdk ? what is it ? It's just a standard nmos4 with a guard ring
How can I do ? I can disable the right guard bar and connect my via but how can I close the guard ring ?
i can't, i have an error like the joined file
it is :)
What is it ?
I am a beginner in layout and...
Hi all,
How can I connect his gate ?
I can't put my via1 on the top of the gate, it's too small and I can't connect my via with en poly1 path. I have this error :
Minimum PPLUS to NPLUS spacing on POLY1 = 0.25 :?
Any idea ?
thanks
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
