Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by Papiya_Akter

  1. P

    Syntax error found by spectre during AHDL compile.

    Dear all, I am experiencing the following error problem. The model is- Can anyone please help me to solve this problem?
  2. P

    [Moved]: What does discipline.h means & how can I get it?

    Re: What does discipline.h means & how can I get it? Thanks But where I will get that file?
  3. P

    [Moved]: What does discipline.h means & how can I get it?

    Dear all, In many modelling code of cadence /*include"discipline.h"*/ is a very common command. What is this "discipline.h" & how can I get this file? Can anyone please give me any link or ideal to get this "discipline.h" file??? I need this for /* Berkeley BSIM3v3.2.0 & BSIM3v3.2.4 (default)...
  4. P

    [MOVED] QDGFET Implementation

    Hi all, I want to make an inverter using QDGFET. But I don't know how to implement a QDGFET in cadence. How can I do this using verilog code?:?:
  5. P

    Replacement of mosfet

    How can I replace a NMOS & PMOS by a N-QDGFET & p-QDGFET to design a CMOS inverter in cadence?
See more

Part and Inventory Search

Back
Top