Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by oxford

  1. O

    need answer for UART, GPIO

    uart gpio what are UART, GPIO used for, why should use them? Need accurate answer.
  2. O

    need answer for verilog, why declare input as wire

    verilog no declare wire in verilog HDL design, why declare input signals as wire type? Such as: ----------------------- module ex1 (a,b,c); input a; input b; output c; wire a; // why declare 'a' as wire type wire b; // why declare 'b' as wire type reg c; ...
  3. O

    what's difference between analog and digital layout?

    easy to say, analog layout is much complex than digital.
  4. O

    Problem with inserting scan and DFFs

    insert scan problem good topic and good answers, thanks alot. BTW, how to use Mentor DFT in DC flow?
  5. O

    Differences between SPEF and SDF which are used in static timing analysis

    spef sdf SPEF is for physical layout, SDF is mostly for front end.
  6. O

    eco, metal change and IPO in P&R?

    thank bc70, your reply gave me helpful information.
  7. O

    how to use virtual clock inDC

    virtual clock the discuss above is good, thanks everyone.
  8. O

    VERILOG PLI READING MATERIAL

    these docs are helpful for me, support ! thanks.
  9. O

    What are the types of IO pads?

    type of i/o pads The more details about ESD and PAD is required, who can tell more?
  10. O

    Scripts for EDA, scripting techniques (perl, tcl/tk etc)

    Scripts for EDA... This is very helpful docs, thanks alot
  11. O

    synopsys memory bist insertion flow

    tetramax memory bist It's very kind that you share this kind of pdf, thx a lot.
  12. O

    how to automatically repair pattern density by C@libre

    how to automatically repair pattern density by C@libre, and how to automatically do metal slotting by C@libre? what's the command or step?
  13. O

    how to automatically repair pattern density by C@libre

    how to automatically repair pattern density by C@libre, and how to automatically do metal slotting by C@libre? what's the command or step?
  14. O

    How to use the Hercul@s drc and lvs file in Calibr@?

    I have the Hercul@s drc and lvs run file now, but I want to use Calibr@ to do LVS and DRC, how can I transform the Hercul@s file into Calibr@ file?
  15. O

    DC vs MAGMA synthesis

    formality ambit I heard that Magma is better, the person told me this is very good in synthesis.
See more

Part and Inventory Search

Back
Top