Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
verilog define parameter
`define is a macro. You use it in the same way that you use macros in C language.
A parameter, on the other hand, will become a membor of your module. Imagin you write a code for a generic adder with a WIDTH parameter as the width of its input/output ports. Now, you...
Re: Verilog v.s VHDL
VHDL is more verbose, but Verilog is more consice, like C language.
It is said that you can model whatever you do in VHDL in Verilog and Vice Versa.
One thing that you don't have in Verilog,however, is Record and Operator Overloading, which is rarely used in modeling the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
