Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi, I think 70um transistor width in 0.18um technologie is ok, you can use 200um if you want, but what is the input LO power level? the noise figure? the power consumption of your circuit. I think with your topologie you can reach more than 14dB CG an less than 8dB noise figure
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
