Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I have a question in the copy method. I hope this is the correct forum
Here is the code
package test_pkg;
typedef enum bit {rd, wr} typ_dir;
typedef logic [15:0] typ_data;
typedef logic [15:0] typ_addr;
typedef class stream;
class packet;
static int next_ID...
Hi,
I have to write a simple RAM acess(read/write) for ARM cortex M3 core. I need this for my test environment
I think it should be very simple.I come from VLSI baground - I need a quick start on this ..
Does any one give me some example code or links for example code.
Thanks!
1) Yes it is valid
2) Generally should not cause any issue in front end. But, it is highly not recommended in normal conditions. You can find this recommendation in Cadence, Mentor Verilog reference manuals.
Hi
I am simulating some Verilog models of analog circuits. I wrote TB in Verilog.
Main analog blocks(DUT) are modeled manually. some primitives are taken from the library.
I use ncxlmode to run the simulation.
all the models which are modeled manually are included in the simulation. no issue...
There are three types of netlist during design process. bronze,silver and gold.
When you get bronze netlist is not the final one, still designer may expect changes in RTL.
Silver more or less RTL is fixed but there may be some rework done at gate level.
When you say golden netlist that means...
clock gating
I am going to add a clock gate in my design. There are many papers in the Internet says do not use clock gate logic directly instead use ICG - Integrated Clock Gate.
But I dont know how to do this in RTL level.
I found this cell in the technology library.
But I am not sure how...
I can help you
But i am not sure about this part of the question
---------------------------
Input
State 0 1
S1 S2 S3
S2 S2 S3
S3 S3 S1
Output Table
Input
State 0 1
S1 0 0
S2 1 0
S3 0 1
---------------------------
Can you post more preciously they way you got it?
But some of your...
Yes, pass gates or trasmission gates are non-restoring circuit and it will pass what ever it gets in the input. Please find the attached image of trasmission gates.
Hi Jeevan thanks! But I am looking for some deatils in termans of electrons / channel and so on.
@lostinxlation :- could you tell me how it fights back?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.