Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by option318

  1. O

    SIGE35 Resistor Layout problem!!

    sige35 Who can tell me how to design SIGE35 Resistor Layout, Thanks all.
  2. O

    How to decide PLL LoopBandwidths？

    Thank you for amarnath of explanation. but how can find Fuding Ge's thesis？
  3. O

    How to decide PLL LoopBandwidths？

    Who can tell me, how to decide PLL LoopBandwidths？please tell me thanks.
  4. O

    Hwo to design PLL process.

    pll process simulation Hi, i want to design PLL system.but hwo to design process？ some "Kvco gain"."Kpfd gain"."Phase margin"."Gain margin" or else. can you tell me. thanks.
  5. O

    Can any one give me an overview about PFD in PLL

    Thanks edwintsu offer "Ch27 Phase-Locked Loops.pdf" .
  6. O

    How to definition VCO gain!!

    Hello. Please tell me how to definition VCO gain. thanks!!
  7. O

    about noise analysis of vco

    hi satyasiva, you can use ADS analysis noise.
  8. O

    How to simulate Bandwidth and Phase Margin of a PLL

    Thanks, khouly offer work_116 model.
See more

Part and Inventory Search

Back
Top