Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by oprabho

  1. O

    in UPF, how to constraint the related_pg_pin for a input pin of a hard macro

    Hi, I have a power-domain PD in which a dual voltage memory macro is instantiated. The primary supply of PD is VDD1. The macro has dual supply of VDD1 and VDD2. The VDD2 is used by internal of the memory macro and all the input/ouput of the macro are on VDD1 supply, except for input IN1 which...

Part and Inventory Search

Back
Top