Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Are you referring to the Microsemi SG3524 PWM controller? If so I would start by reading the data sheet.
As far as understanding how a Microsemi SG3524 based inverter circuit works, I would start by reading up on inverter circuits and their operation. Just search for Inverter Circuit design on...
Iouri, it doesnt have to be Xilinx but they are a good place to start and the OP did ask about training material from Xilinx.
As for Howard Johnson and Eric Bogatin, they are great sources to go to for SI related stuff however, the can be a bit overwhelming for someone new the SI.
We need to know a few things....how much power are you starting with? 24-36 V is only part of the answer; the other part is how much current or power is available on the input? Then you need to decide on how much current you need for each rail. With the numbers you have listed above your worst...
Re: Signal Integrity
KungFu just do a search of the Xilinx website for signal integrity but if you really want to learn about this topic you should look into the books or the seminars by Howard Johnson.
moore, from your post I would have to say you dont have any idea about signal integrity. I...
system generator vs. simulink hdl coder
System generator generates generates parameterizable cores while Simulink HDL Coder generates synthesizable Verilog and VHDL code.
E
fpga bus
There are lots of resources inside and FPGA. The specific types and amounts available are dependent on the specific part.
To answer your question about using a mux to implement a bus; if you have to ask that question I would ask you about your HDL experience. If you need a data bus...
Are you using the recommended device with that particular piece of IP? Have you changed any of the contraints that are or could have been specified for the IP? Have you just instantiated it or did you attempt to do any floorplaning and such?
E
I can only offer the following: Contact your local Xilinx FAE if this is a work related project and if not then start a webcase on the Xilinx website.
E
Both parts are easy to use. Power consumption is dependent on the design.
As for personal preference I dont have one. I have use both suppliers devices both by choice or by company mandate.
E
I hate to say it but it could be the tool. If you can you need to download the newest version of ISE and then try again. Your code looks fine and its not surprising that your actual results are different from your simulation.
The newer versions of the ISE tool have usually fixed limitations of...
dcm multiplier divider
If you can live with the added jitter you can always try the built in clocking functions/capabilities of the device you are using..i.e. DCM in a Xilinx part.
E
dual-rank dimms
You can think what you like but having been a Xilinx FAE at one time I can tell you that they do not support a market space that they are not seeing a lot of their parts being used in. They are happy to sell parts to small companies and such but to put the resources in place to...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
