Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi everybody
when am trying to run lvs ,its saying errors exist in the rule file
Assura (tm) Physical Verification Version av3.1:Production:dfII5.1.41
Release 3.1.6_USR1
Copyright (c) Cadence Design Systems. All rights reserved.
@(#)$CDS: assura version...
hi everybody
i want to match a current mirror consists of 6 transistors
where transistor A has 5 fingers,B 12,c 6,d 3, e 3,f1
can anybody suggest me the better combination & if possible alternate combinations
one important query that how many ways a current mirror can be matched
thanks
sai
Re: can anyone explain what is matching and how to implement
matching of transistors
i came to know diffpair and current mirrors are matched
can u xplain in detail about matching of transistors in above cases with example figures
hello everybody
For good matching, they use interdigitated fingers. For a current mirror layout, can anyone suggest a good layout topology if W1/L1 = 4/20 and W2/L2 = 1/20 ?
I am not sure how to address this issue
than q
hello
am new to analog layout design and i just started my career in the same
can any one explain about matching in ic layout design with sample exercises.
i came to know the various techniques available for matching and am not able
to understand them.so i want them in diagrams .
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
