Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i made this (sorry about the ugly stick diagram):
is anything wrong with this solution? anyone knows another solution to solve this problem efficiently?
thanks guys.
hi fellas,
i'm working with non-series-parallel arrangements, something like this:
as you can see, the euler paths in pull-up and pull-down are differents. for example, in pull-up we have "abcde" and in pull-down we have "adcbe", which are partial equal (more then "abcde" and "badec", two...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
