Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Sorry I'm still very new to VHDL and FPGAs so I need to make sure I'm getting this right.
You did understand correctly, I'm trying to turn the case statement into ROM.
1. You create the initializer file for the ROM.
This is the MIF file I created correct?
2. You instantiate the...
From what I understand, I will need a function to read from the main file into memory. This will be my address in the MIF file which will have some binary content that I will have specified and be the passed out as the output q?
will I then need another function to read the output from the...
I have a program in VHDL and I want to replace one of the processes with a rom implementation. I've created a 1 port ram using mega wizard but I'm not really sure how to proceed from here.
so my questions are:
1. do I write VHDL code for the process in the ram.vhd file like I would in the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
