Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all,
I'm using Design Compiler for synthesis my verilog code.
When I synthesis my code without clock-gating, there is no timing violation in synthesis report and post-synthesis simulation with VCS.
And then I re-synthesis with -gate_clock option to compile_ultra commands and the synthesis...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
