Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I am trying to build a cross compiler targeting a MIPS (or whatever) for a linux-i386 host. I have managed to build a working toolchain (gcc, binutils, newlib, gdb) but i have a problem with the profiling tools. Specifically, when i am compiling program with -pg to enable profiling a link...
I dont know the tools you are using and how they work. In generall the metal width does not say nothing by it self. The metal width is a design rule of the process you are using. So if you are creating a layout you may create a metal path with whatever width but when you will go through a DRC it...
Not exactly. Maybe what you are describing can be performed with additional tools/effort. XL holds information between the schematic and the layout. So insted of opening again the library and select the layout view of a cell that you have used in the schematic and configure its properties you...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
