Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
design compiler workshop
Can anyone upload latest lab guide of DC compiler? If anyone has it, please send it.
I would be very thankful to you.
Added after 10 minutes:
Please can anyone post latest 2007.03 version of Lab guide fro DC Compiler.
Well, you can get the lab files from...
If any one has access to SOLEVENT, please can you post the complete lab material.
It will be helpful to many people. Please...!!
It's really very good attempt by swainayas to upload lab1. Am waiting for rest of the labs.
Thanks
Re: Future of ASIC
I have a query regarding this. I would appreciate, if anyone solves it.
How does the analog and mixed signal design help in reducing bottlenecks (Low power consumption etc.) which occur in ASIC?
It's good topic which is posted by smileysam.
Thanks
Hello!! Everybody...
Even am looking for the Synopsys Workshop with lab files.
You can also check my topic on this forum "How can I get netlist for ASTRO"
where Hemanth has posted very good links which explains the design flow.
It is very helpful.
The link of that topic is
The lab guide...
Thank you Hemant!! I will check out for it.. . actually, i am a graduate student.... and we actually don't have access to SOLVENET...
But still ... i will contact Prof. for it .
I have the lab tutorial for ASTRO but I don't have any design example (i.e netlist ,libraries etc. ) to perform the...
Re: LAYOUT
Custom Design --- This means the complete physical design layout is done manually. Even the cells or libraries are done manually. This method is mainly used if NRE cost comes out to be very low.
Semi-custom-- Here, some part of the layout is done by EDA tool viz. ASTRO,Soc...
Re: primetime workshop lab
Very good work!!... The stuff really is very helpful. But I am still looking for the document to follow this lab.
Thank you very much!!
synopsys astro tutorial
Hello!!
I am looking for a complete ASIC design flow for Synopsys ASTRO tool with an example code or netlist.
Please, if anyone has any information, plss post.
Thanking you
Regards
Neil
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
