Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by nile_king

  1. N

    What's the importance of blockage layers in layout?

    Re: Blockage Layers Thanks for your replay. I have another question. Is there any document that tells about the blockage layer for each routing layer.
  2. N

    What's the importance of blockage layers in layout?

    Hi All, I'd like to ask about the importance of the Blockage layers for layout? I am seeing blockage layers for each routing layer. Thanks
  3. N

    Multi processing for da_ic (Mentor tool)

    Hi All, How can I run da_ic on multi processor? Thanks & BR, Mohamed
  4. N

    Need startup circuit for self-bias voltage/current reference

    Re: Need startup circuit for self-bias voltage/current refer I'm sorry for answering late but for some problems Here is the paper i talked about
  5. N

    Need startup circuit for self-bias voltage/current reference

    Re: Need startup circuit for self-bias voltage/current refer The power saving tech. that start-up circuit that works to let the main circuit run then after that it consumes no power and in layout it takes small area and u r sure that ur circuit will work well. i will try upload paper for this...
  6. N

    Need startup circuit for self-bias voltage/current reference

    Re: Need startup circuit for self-bias voltage/current refer I prefere to use start-up sircuit with power saving technique even the circuit works well
  7. N

    Help me with matching 15 similar MOS transistors

    Re: Matching I can't understand what N But about matching in mos transistorsas u increase the no of fingures for the mos transistor u got good matching
  8. N

    Tips and guidelines for bandgap layout

    Re: bandgap layout Try to minimize the no of BJT transistors used and increase the no of fingures of MOS transistors for resistor try to set it ratioed to each other
  9. N

    Process Variation simulation

    Thank you for ur help I also need to know what 2 write for example i know the model changes for CMOS and BJT what about the res and cap ... thanks
  10. N

    Process Variation simulation

    Hi Dear All; I wanna ask how to simulate the process variation for ref current using cadence and i have no licence for monte carlo in changeing the models of the transistors, res, BJT, ... in the model library, change it to what?? thanks
  11. N

    How to calculate the AC noise for reference current ?

    AC noice for ref current Hi Dear All; I have question. How to calculate the AC noice of reference current using SPECTRE for cadence?? Thanks
  12. N

    Bandgap Feedback Polarity

    Hi when u focus on the ct u will find that there is 2 loops one for +ve FB and the other for -ve, So as there is +ve FB we have 2 make sure that this +ve FB will not make the ct oscillate so we need the -ve FB 2 more more that +ve FB by any factor and i think that Razavi say by factor 2 for...
  13. N

    Can PTAT² current source be implemented only by CMOS?

    ptat2 current source Yes u can check the book of G. Rincon moora named voltage reference from diodes to high order bandgap circuits it's very good about reference cts
  14. N

    how to understand the voltage-source and current-source?

    I think u r right in what u mentioned In AC analysis any Current source ==> Open Ct Voltage Source ==> Short ct so the AC signal can flow through the voltage source.
  15. N

    What is the most important to study analog IC desigh?

    I think the AMmp as start is very good, it will give u very good backgroung about most fundamentals of analog cts, and u will find it good for references try to check Ravazi, Meyer and Johns&martin these are the Best -I think good luck

Part and Inventory Search

Back
Top