Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by nige

  1. N

    how to save a bad bandgap after tape out?

    would u please give me more details about trimming circuits? thanks
  2. N

    how to save a bad bandgap after tape out?

    as we konw, the bandgap is very important to many analog circuit. If we find the output of a bandgap after tape out differ largely from the output that we get through simulation, what are the main or the most possible reasons? what can we do to get a steady output from this bad bandgap in chip...
  3. N

    two puzzles about the "M" of mos model in hspice

    hi, everybody, I'm doing a post-layout simulation using the lpe hspice netlist and two troubles puzzled me now. I hope somebody can help me. *the first puzzle: as we all know, the foundry usually has a limition of "w" value about the mosfet, so when we design a big mosfet, we used a legal "w"...
  4. N

    trivial cadence waveform window question

    u should click on the letter "A" or "B" in the wave until an asterisk appears. Then u can remove the crosshair marker. good luck to u
  5. N

    why only "vdd" can be recognized as powernode when

    Re: why only "vdd" can be recognized as powernode what place do you mean put "!" in? lvs command file or layout? cdl netlist used "vda!"as default. I have used the "vda!" in lvs command file and layout at the same time, but the result is almost the same: no power is found. thank you all the...
  6. N

    why only "vdd" can be recognized as powernode when

    hi, everybody, would you help me? When I run LVS using Dracula(REV. 4.9.05-2002), I found only "vdd" can be recognized as power-node. If I changed "vdd" to "vda" or "vddd" in both the CDL netlist and layout gds2, the *.lvs showed the message as follows: */W* WARNING: NO POWER ON SCHEMATIC...
  7. N

    how to deal with errors caused by dummy transistors when LVS

    thanks for all your help. now I have used "FILTER-LAY-OPT " to eliminate the errors successfully. at the same time, I think the suggestion of "insert all your dummy in schematic" is very good but needs more time , I will use this method in the future. Added after 19 minutes: another question...
  8. N

    how to deal with errors caused by dummy transistors when LVS

    when I finished my LVS and see *.lvs report file, I found the dummy transistors usually causes some errors, and reports show the layout and schematic unmatched. I know these errors were not important, but affirming these errors also took me a lot of time. are there any good methods to deal with...

Part and Inventory Search

Back
Top