Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi guys,
If a system has some asynchronous inputs to the FPGA (such as push buttons, or an interface from another processor that runs at different speed than the FPGA). There is no associated input clock for these signals.
How should I set the input timing constraints?
thank you
Hi guys,
This is a newbie question:
How do you determine the proper timing value for the OFFSET IN (from input pads to synchronous elements) and the OFFSET OUT (From synchronous elements to output pads)?
Should I always use the CLOCK-to-OUTPUT in the datasheet for the OFFSET OUT?
What should...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
