Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Big Thanks you BigDog I restart my board and the code is working how its suppose to. I send a charater and i receive back the next character..
thanks for your help!!!
I see!!!
I tried the code and for any character i enter from the keyboard i am receiving a set of four characters.
when i enter a i get bcd
b i get cde
etc.....
It has to be related to the code . but that weird that we dont get the same response . Which baude...
I disabled TXIE RCIE GIE and PEIE.
I have a warning sign on the Tx AND Rx pins , "unable to resolve identifier"
I configure RC6 in input and RC7 in output. Do i need to add a specific header for these lines to be identifies
void InitUART (void)
{
TRISCbits.TRISC6 = 0;
TRISCbits.TRISC7...
Hi , seeking a little help
My goal : establish serial communication between an hyper terminal and a PIC16F877A using a C code.
Tools : MPLAB X IDE V1.80 and the c compiler is XC8 Compiler.
I define a init file InitUART() to initialise the register
An infinite loop where I received and...
Re: Cadence IC610 "base" type release
Thanks Erikl , I tried your command :
i got permission denied confer A.png
- - - Updated - - -
i got permission denied confer A.png
- - - Updated - - -
I installed libelf1 and ksh but the others seemed to be already install or...
Hi everyone !!!
I am facing a wall in my attempt to install cadence IC610 on a Lenovo T61 with Centos 6-2 on linux distribution.
I took 6 sequential screenshot to details all the steps confer attachments.
phase 1: (1) I extract 35 rar files and i obtained a iso file name Cadence_IC610.iso...
cmos combination combine NMOS and PMOS structure . In some cases the N and P structure use in each process can create a parasitic path between the supply and the ground. By using a guard ring the designer can reduce these parasitics effects(NPN-PNP parasitic transistors created ).
- - -...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.